Baumeister Mediasoft Engineering BME - Baumeister Mediasoft Engineering  Bartels AutoEngineer® User Manual - English Version Bartels AutoEngineer® Benutzerhandbuch - Deutsche Version
Baumeister Mediasoft Engineering
Bartels AutoEngineerCarLogServicesResourcesCompany ProfileContact Us
Baumeister Mediasoft Engineering » Bartels AutoEngineer » BAE Documentation » BAE User Manual
Contents<<>>

Bartels AutoEngineer® Documentation

Bartels AutoEngineer®
User Manual

PDF Version (3.1 MB; updated 12 November 2013)

The Bartels AutoEngineer® - User Manual describes in detail how to use the Bartels AutoEngineer CAE/CAD/CAM design system. The following main topics are covered by this manual:

  • Introduction: System Architecture, general Operating Instructions, Design Database
  • Circuit Design (CAE), Schematic Editor
  • Netlist Processing, Forward and Backward Annotation
  • PCB Design and manufacturing data processing (CAD/CAM), Layout Editor, Autoplacement, Autorouting, CAM Processor, CAM View
  • IC/ASIC Design, Chip Editor for interactive IC mask layout, Cell Placer and Cell Router for place & route, GDS and CIF import and export
  • Neural Rule System
  • Utility Programs
 
^Contents<>

Sitemap

Last Change

Bartels AutoEngineer® - User Manual 19/11/2009
Preface 
Organization of this Documentation 
Related Documentation 
Problems, Questions, Suggestions 
Documentation Notations 04/04/2011
Documentation Conventions 04/04/2011
Copyright 29/10/2008
1Introduction 29/10/2008
1.1Product Information 29/10/2008
1.1.1BAE Software Configurations 
1.1.2BAE System Components 
1.1.3BAE Database Structure 
1.1.4BAE Data Types and Application Concepts 
1.1.5Exchanging Data with other Systems 
1.2Operating the Bartels AutoEngineer 05/03/2011
1.2.1BAE Startup and BAE User Interface 
1.2.2Function Selection 
1.2.3Basic System Functions 
1.2.4Graphic Input 
1.2.5Special Remarks 
1.3BAE Design Database 29/10/2008
1.3.1Database Concept 
1.3.2SCM Database Hierarchy 
1.3.3Layout Database Hierarchy 
1.3.4Logical Library 
2Circuit Design / CAE 29/10/2008
2.1General 04/04/2011
2.1.1Components and Features 
2.1.2Starting the Schematic Editor 
2.1.3Schematic Editor Main Menu 
2.1.4Customized Schematic Editor User Interface 
2.1.5In-built Schematic Editor System Features 
2.2SCM Library Symbol Design 04/04/2011
2.2.1Creating SCM Markers 
2.2.2Creating SCM Symbols 
2.2.3Creating SCM Labels 
2.3Designing SCM Circuits 04/04/2011
2.3.1Creating and Editing SCM Plans 
2.3.2Symbols 
2.3.3Connections, Labels, Busses 
2.3.4Text and Graphic 
2.4Special SCM Functions 04/04/2011
2.4.1Virtual Symbols 
2.4.2Groups 
2.4.3Plug Pin Assignment 
2.4.4Net Attributes 
2.4.5Tag Symbols 
2.4.6Templates 
2.4.7Exiting the Schematic Editor 
2.5SCM Plot Output 25/10/2010
2.5.1General Plot Parameters 
2.5.2HP-GL Pen Plot 
2.5.3HP-Laser Output 
2.5.4Postscript Output 
2.5.5Generic Output under Windows 
2.5.6Bitmap Plot Output to Windows Clipboard 
2.6Hierarchical Circuit Design 29/10/2008
2.6.1Sub-block Circuit Drawing 
2.6.2Sub-block Reference Symbol and Logical Sub-block Reference 
2.6.3Top Level Circuit Drawing 
2.7Backannotation 29/10/2008
3Packager / Backannotation 29/10/2008
3.1General 29/10/2008
3.1.1Components and Features 
3.2Packager 05/03/2011
3.2.1Starting the Packager 
3.2.2Packager Main Menu 
3.2.3Running the Packager 
3.2.4Example 
3.2.5Messages 
3.3Backannotation 30/10/2009
3.3.1Starting the Backannotation 
3.3.2Running the Backannotation 
3.3.3Example 
3.4Net List Utilities 29/10/2008
3.4.1Importing Logical Net Lists 
3.4.2Importing Physical Net Lists 
3.4.3Exporting Net List Data 
3.4.4Net Attributes 
4PCB Design / CAD 29/10/2008
4.1General 04/04/2011
4.1.1Components and Features 
4.1.2Starting the Layout System 
4.1.3Layout Editor Main Menu 
4.1.4Customized Layout Editor User Interface 
4.1.5In-built Layout System Features 
4.2Layout Library Symbol Design 04/04/2011
4.2.1Creating Layout Pads 
4.2.2Creating Layout Padstacks 
4.2.3Creating Layout Parts 
4.3Designing PCB Layouts 04/04/2011
4.3.1Creating and Editing PCB Layouts 
4.3.2Parts, Placement 
4.3.3Text and Graphic 
4.3.4Traces, Routing 
4.4Autoplacement 04/04/2011
4.4.1Part Set 
4.4.2Matrix Placement 
4.4.3Initial Placement 
4.4.4Placement Optimization 
4.5Autorouter 04/04/2011
4.5.1Starting the Autorouter 
4.5.2Autorouter Main Menu 
4.5.3Customized Autorouter User Interface 
4.5.4In-built Autorouter System Features 
4.5.5Autorouter Options 
4.5.6Autorouter Control 
4.5.7Autorouter Strategy 
4.5.8Autorouter Functions 
4.5.9Using the Autorouter 
4.6Special Layout Features 04/04/2011
4.6.1Batch Design Rule Check, Report 
4.6.2Color Setup, Color Tables, Pick Preference Layer 
4.6.3Layout Net List Changes 
4.6.4SCM Changes, Redesign 
4.6.5Defining and Editing Power Layers 
4.6.6Autorouter Via Keepout Areas 
4.6.7Area Mirror Mode 
4.6.8Automatic Copper Fill 
4.6.9Library Update 
4.6.10Back Net List 
4.6.11Blind and Buried Vias 
4.6.12Exiting the Layout System 
4.7CAM Processor 04/04/2011
4.7.1Starting the CAM Processor 
4.7.2CAM Processor Main Menu 
4.7.3Customized CAM Processor User Interface 
4.7.4In-built CAM Processor System Features 
4.7.5Plot Parameters 
4.7.6Power Layers 
4.7.7HP-GL Output 
4.7.8HP Laser Output 
4.7.9Postscript Output 
4.7.10Windows Generic Output 
4.7.11Bitmap Plot Output to Windows Clipboard 
4.7.12Gerber Photoplot 
4.7.13Drill Data 
4.7.14Insertion Data 
4.8CAM View 04/04/2011
4.8.1Starting the CAM View Module 
4.8.2CAM View Main Menu 
4.8.3Customized CAM View User Interface 
4.8.4In-built CAM View System Features 
4.8.5Processing Gerber Data 
4.8.6Processing Drilling and Milling Data 
4.8.7Retrieving Layouts from Gerber Data 
5IC/ASIC Design 29/10/2008
5.1General 04/04/2011
5.1.1Components and Features 
5.1.2IC Design System Startup 
5.1.3Chip Editor Main Menu 
5.1.4Chip Editor User Interface 
5.1.5Chip Editor System Features 
5.2IC Cell Library 04/04/2011
5.2.1IC Pin Definitions 
5.2.2IC Cell Definitions 
5.3IC Mask Layout 04/04/2011
5.3.1Creating and Editing Chip Layouts 
5.3.2Cell Makros, Placement 
5.3.3Text and Graphic 
5.3.4Traces, Routing 
5.4Cell Placer 29/10/2008
5.4.1Cell Placer Startup 
5.4.2Cell Placer Main Menu 
5.4.3Cell Placer System Features 
5.4.4Cell Placer Options 
5.4.5Cell Placer Control 
5.4.6Cell Placer Functions 
5.5Cell Router 04/04/2011
5.5.1Cell Router Startup 
5.5.2Cell Router Main Menu 
5.5.3Cell Router System Features 
5.5.4Cell Router Options 
5.5.5Cell Router Control 
5.5.6Cell Router Strategy 
5.5.7Cell Router Functions 
5.6IC Design Data Import and Export 29/10/2008
5.6.1GDS Data Import and Output 
5.6.2CIF Data Import and Output 
6Neural Rule System 29/10/2008
6.1General 29/10/2008
6.2Rule Definition 29/10/2008
6.2.1Bartels Rule Specification Language 
6.2.2Bartels Rule System Compiler 
6.3Rule System Applications 12/11/2013
6.3.1Circuit Design Rule System Applications 
6.3.2PCB Design Rule System Applications 
6.4Rule System Predicates 29/10/2008
6.4.1Circuit Design Rule System Predicates 
6.4.2PCB Design Rule System Predicates 
7Utilities 29/10/2008
7.1BAEHELP 29/10/2008
7.2BAESETUP, BSETUP 04/04/2011
7.3BICSET (IC Design) 31/01/2010
7.4BLDRING (IC Design) 31/01/2010
7.5CONCONV 29/10/2008
7.6COPYDDB 04/04/2011
7.7FONTCONV 29/10/2008
7.8FONTEXTR 29/10/2008
7.9INSTALL 29/10/2008
7.10LISTDDB 04/04/2011
7.11LOGLIB 30/03/2012
7.12NETCONV 04/04/2011
7.13REDASC 04/04/2011
7.14RULECOMP 29/10/2008
7.15ULC - User Language Compiler 04/04/2011
7.16User Language Interpreter 29/10/2008
7.17USERLIST 14/08/2009
7.18VALCONV 04/04/2011
 
Baumeister Mediasoft Engineering » Bartels AutoEngineer » BAE Documentation » BAE User Manual
^Contents<>>

Bartels AutoEngineer® - User Manual • © 1985-2017 Oliver Bartels F+E • Updated: 19 November 2009, 18:16 [UTC]
Baumeister Mediasoft Engineering, Clontarf, Dublin 3, Ireland
© 2017 Manfred Baumeister
Bartels AutoEngineer® User Manual - English Version Bartels AutoEngineer® Benutzerhandbuch - Deutsche Version